

COMPLEMENTARY TWO TRANSISTOR ROM CELL

Abstract of the Disclosure

A method and structure for a read only memory (ROM) cell array has the first drain of a first transistor connected to a true bitline and a second drain of a second transistor connected to a complement bitline. The first transistor also includes a first source, and the second transistor includes a second source. The connection of the first source or the second source to ground programs the ROM cell. With the invention, only the first source or the second source is connected to the ground and the other is insulated from electrical connections. Further, the connection of the source to ground comprises an electrical connection formed during manufacturing of the first transistor and the second transistor.

Figures

Figure 1: A line graph showing the relationship between the number of hours spent studying and the score on a test. The x-axis represents the number of hours (0 to 10), and the y-axis represents the score (0 to 100). The data points are as follows:

Hours	Score
0	50
1	55
2	60
3	65
4	70
5	75
6	80
7	85
8	90
9	95
10	100